| Datenblatt-Suchmaschine für elektronische Bauteile |
|
SPRUG18 Datenblatt(PDF) 146 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
SPRUG18 Datenblatt(HTML) 146 Page - Texas Instruments |
|
146 / 214 page ![]() Bit0 Bit(n-1) (n-2) (n-3) (n-4) Bit0 Bit(n-1) (n-2) (n-3) (n-4) 4 3 7 6 2 1 CLKX FSX DX DR 5 TMS320C6474 SPRS552H – OCTOBER 2008 – REVISED APRIL 2011 www.ti.com Table 7-49. Timing Requirements for McBSP as SPI Master: CLKSTP = 11b, CLKXP = 0(1) (see Figure 7-31) MASTER SLAVE NO. UNIT MIN MAX MIN MAX 4 tsu(DRV-CKXH) Setup time, DR valid before CLKX high 12 2 - 18P ns 5 th(CKXH-DRV) Hold time, DR valid after CLKX high 4 5 + 36P ns (1) P = 1/CPU clock frequency in ns. For example, when running parts at 1000 MHz, use P = 1 ns. Table 7-50. Switching Characteristics Over Recommended Operating Conditions for McBSP as SPI Master: CLKSTP = 11b, CLKXP = 0(1) (see Figure 7-31) MASTER(2) SLAVE NO. PARAMETER UNIT MIN MAX MIN MAX 1 th(CKXL-FXL) Hold time, FSX low after CLKX low(3) L - 2 L + 3 ns 2 td(FXL-CKXH) Delay time, FSX low to CLKX high(4) T - 2 T + 3 ns 3 td(CKXL-DXV) Delay time, CLKX low to DX valid -2 4 18P + 2.8 30P + 17 ns Disable time, DX high impedance following 6 tdis(CKXL-DXHZ) -2 4 18P + 3 30P + 17 ns last data bit from CLKX low 7 td(FXL-DXV) Delay time, FSX low to DX valid H - 2 H + 4 12P + 2 24P + 17 ns (1) P = 1/CPU clock frequency in ns. For example, when running parts at 1000 MHz, use P = 1 ns. (2) S = Sample rate generator input clock = 6P if CLKSM = 1 (P = 1/CPU clock frequency) S = Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period) T = CLKX period = (1 + CLKGDV) * S H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even H = (CLKGDV + 1)/2 * S if CLKGDV is odd L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even L = (CLKGDV + 1)/2 * S if CLKGDV is odd (3) FSRP = FSXP = 1. As a SPI Master, FSX is inverted to provide active-low slave-enable output. CLKXM = FSXM = 1, CLKRM = FSRM = 0 for Master McBSP (4) FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock (CLKX). Figure 7-31. McBSP Timing as SPI Master: CLKSTP = 11b, CLKXP = 0 146 Peripheral Information and Electrical Specifications Copyright © 2008–2011, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s) :TMS320C6474 |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |