| Datenblatt-Suchmaschine für elektronische Bauteile |
|
ADS131M08IPBSR Datenblatt(PDF) 73 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ADS131M08IPBSR Datenblatt(HTML) 73 Page - Texas Instruments |
|
73 / 118 page ![]() 8.6.25 CH3_CFG Register (Address = 18h) [reset = 0000h] The CH3_CFG register is shown in Figure 8-50 and described in Table 8-38. Return to the Summary Table. Figure 8-50. CH3_CFG Register 15 14 13 12 11 10 9 8 PHASE3[9:2] R/W-0000000000b 7 6 5 4 3 2 1 0 PHASE3[1:0] RESERVED DCBLK3_DIS MUX3 R/W-0000000000b R-000b R/W-0b R/W-00b Table 8-38. CH3_CFG Register Field Descriptions Bit Field Type Reset Description 15:6 PHASE3[9:0] R/W 0000000000 b Channel 3 phase delay Phase delay in modulator clock cycles provided in two's complement format. See Table 8-5 for details. 5:3 RESERVED R 000b Reserved always reads 00000000b 2 DCBLK3_DIS R/W 0b Channel 3 DC Block filter disable 0b = Controlled by DCBLOCK[3:0] (default) 1b = Disabled for this channel 1:0 MUX3 R/W 00b Channel 3 input selection 00b = AIN3P and AIN3N (default) 01b = ADC inputs shorted 10b = Positive DC test signal 11b = Negative DC test signal www.ti.com ADS131M08 SBAS950B – OCTOBER 2019 – REVISED FEBRUARY 2021 Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 73 Product Folder Links: ADS131M08 |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |