Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

RZ/T1 Datenblatt(PDF) 104 Page - Renesas Technology Corp

Teilenummer RZ/T1
Bauteilbeschribung  RZ/T1 Group
PDF  139 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RZ/T1 Datenblatt(HTML) 104 Page - Renesas Technology Corp

Back Button RZ/T1 Datasheet HTML 100Page - Renesas Technology Corp RZ/T1 Datasheet HTML 101Page - Renesas Technology Corp RZ/T1 Datasheet HTML 102Page - Renesas Technology Corp RZ/T1 Datasheet HTML 103Page - Renesas Technology Corp RZ/T1 Datasheet HTML 104Page - Renesas Technology Corp RZ/T1 Datasheet HTML 105Page - Renesas Technology Corp RZ/T1 Datasheet HTML 106Page - Renesas Technology Corp RZ/T1 Datasheet HTML 107Page - Renesas Technology Corp RZ/T1 Datasheet HTML 108Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 139 page
background image
R01DS0228EJ0200 Rev.2.00
Page 104 of 139
Jun. 30, 2025
RZ/T1 Group
2. Electrical Characteristics
2.4.5.9
RSPIa Timing
Note 1. tSEcyc: SERICLK cycle
Note 2. N = SPCKD set value + 1 (1 to 8)
Note 3. N = SSLND set value + 1 (1 to 8)
Note 4. The data output delay time may become longer than half a cycle of the RSPCK clock depending on the bit rate setting. Be sure
to satisfy the conditions required for the electrical characteristics of the master device.
Table 2.27
RSPIa Timing
Output load conditions: VOH = VCCQ33 × 0.5, VOL1 = VCCQ33 × 0.5, C = 30 pF
Item
Symbol*1
Min*1
Max*1
Unit*1
Test
Conditions
RSPIa
RSPCK clock cycle
Master
tSPcyc
4
4096
tSEcyc
Figure 2.52
Slave*4
8
4096
RSPCK clock high
level pulse width
Master
tSPCKWH
(tSPcyc – tSPCKR
– tSPCKF) / 2 – 3
―ns
Slave
0.4
―
tSPcyc
RSPCK clock low
level pulse width
Master
tSPCKWL
(tSPcyc – tSPCKR
– tSPCKF) / 2 – 3
―ns
Slave
0.4
―
tSPcyc
RSPCK clock rising/
falling time
Output
tSPCKr,
tSPCKf
―9
ns
Input
―
10
ns
Data input setup time
Master
tSU
6
―
ns
Figure 2.53 to
Figure 2.56
Slave
8 – tSEcyc
―
Data input hold time
Master
tH
tSEcyc
―ns
Slave
8 + 2 × tSEcyc
―
SSL setup time
Master
tLEAD
N × tSpcyc – 3*2
N × tSpcyc + 3*2
ns
Slave
4
―
tSEcyc
SSL hold time
Master
tLAG
N × tSpcyc – 3*3
N × tSpcyc + 3*3
ns
Slave
4
―
tSEcyc
Data output delay
time
Master
tOD
―6
ns
Slave
―
3 × tSEcyc + 20
*4
Data output hold time
Master
tOH
0―
ns
Slave
0
―
Continuous
transmission delay
Master
tTD
tSPcyc + 2 × tSEcyc
8 × tSPcyc
+ 2 × tSEcyc
ns
Slave
4 × tSEcyc
―
MOSI, MISO rising/
falling time
Output
tDr, tDf
―9
ns
Input
―
10
ns
SSL rising/falling time
Output
tSSLr, tSSLf ―9
ns
Input
―
10
ns
Slave access time
tSA
―4
tSEcyc
Figure 2.55 to
Figure 2.56
Slave output release time
tREL
―3
tSEcyc



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com