SPRUG18 datasheet(114/214 Pages) TI

114 / 214 page

TMS320C6474

SPRS552H

– OCTOBER 2008 – REVISED APRIL 2011

www.ti.com

7.7.6

Reset Controller Register

The reset type status (RSTYPE) register (029A 00E4) is the only register for the reset controller. This

Table 7-19).

7.7.6.1

Reset Type Status Register Description

The reset type status (RSTYPE) register latches the cause of the last reset. If multiple reset sources occur

simultaneously, this register latches the highest priority reset source. The reset type status register is

shown in Figure 7-6 and described in Table 7-19.

Reserved

R-0

Reserved

SRST

Rsvd

WRST

POR

R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Figure 7-6. Reset Type Status Register (RSTYPE) [Hex Address: 029A 00E4]

Table 7-19. Reset Type Status Register (RSTYPE) Field Descriptions

BIT

FIELD

VALUE

DESCRIPTION

31:4

Reserved

Reserved. The reserved bit location is always read as 0. A value written to this field has not effect.

SRST

System Reset.

System Reset was not the last reset to occur.

System Reset was the last reset to occur.

WRST

Warm Reset.

Warm Reset was not the last reset to occur.

Warm Reset was the last reset to occur.

Reserved

Reserved. The reserved bit location is always read as 0. A value written to this field has not effect.

POR

Power-on Reset.

Power-on Reset was not the last reset to occur.

Power-on Reset was the last reset to occur.

114

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s) :TMS320C6474

SPRUG18 Datenblatt(PDF) 114 Page - Texas Instruments

SPRUG18 Datenblatt(HTML) 114 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL