SPRUG18 datasheet(118/214 Pages) TI

118 / 214 page

TMS320C6474

SPRS552H

– OCTOBER 2008 – REVISED APRIL 2011

www.ti.com

7.8.1

PLL1 Controller Device-Specific Information

7.8.1.1

Internal Clocks and Maximum Operating Frequencies

The Main PLL, used to drive all of the cores, the switch fabric, and a majority of the peripheral clocks (all

but the DDR2 clocks) requires a PLL controller to manage the various clock divisions, gating, and

synchronization. The Main PLL controller has seven CPU/6 outputs that are listed below, along with the

clock description. Each CPU/6 has a corresponding divide that divides down the output clock of the PLL.

Note that dividers are not programmable unless explicitly mentioned in the description below.

•

SYSCLK1 - SYSCLK6: Reserved.

•

SYSCLK7: Full-rate clock for all C64x+ Megamodules.

•

SYSCLK8: Reserved.

•

SYSCLK9: 1/3-rate clock (chip_clk3) for the switch fabrics, CIC blocks, and fast peripherals (AIF,

SRIO, TCP, VCP, EDMA).

•

SYSCLK10: 1/6-rate clock (chip_clk6) for other peripherals (PLL Controllers, McBSPs, Timer64s,

Semaphore, EMAC, GPIO, I2C, PSC) and L3 ROM.

•

SYSCLK11: 1/n-rate clock (chip_clks) for an optional McBSP CLKS module input to drive the clock

generator. Default for this will be 1/10. This is programmable from /8 to /32, where this clock does not

violate the max clock of 100 MHz. This clock is also output to the SYSCLKOUT pin.

•

SYSCLK12: 1/2-rate clock used to clock the L2 and L2 Powerdown Controller.

•

SYSCLK13: 1/n-rate clock for trace. Default rate for this will be 1/6. This is programmable from /1 to

/32, where this clock does not violate the max of 333 MHz. Please note that the data rate on the trace

pins are 1/2 of this clock.

7.8.1.2

PLL1 Controller Operating Modes

The PLL1 controller has two modes of operation: bypass mode and PLL mode. The mode of operation is

determined by the PLLEN bit of the PLL control register (PLLCTL). In PLL mode, SYSREFCLK is

generated from the device input clock CLKIN1 and the PLL multiplier PLLM. In bypass mode, CLKIN1 is

fed directly to SYSREFCLK.

All hosts must hold off accesses to the DSP while the frequency of its internal clocks is changing. A

mechanism must be in place such that the DSP notifies the host when the PLL configuration has

completed.

7.8.1.3

PLL1 Stabilization, Lock, and Reset Times

The PLL stabilization time is the amount of time that must be allotted for the internal PLL regulators to

become stable after device powerup. The PLL should not be operated until this stabilization time has

expired.

The PLL reset time is the amount of wait time needed when resetting the PLL (writing PLLRST = 1), in

order for the PLL to properly reset, before bringing the PLL out of reset (writing PLLRST = 0). For the

PLL1 reset time value, see Table 7-23.

The PLL lock time is the amount of time needed from when the PLL is taken out of reset (PLLRST = 1

with PLLEN = 0) to when the PLL controller can be switched to PLL mode (PLLEN = 1). The PLL1 lock

time is given in Table 7-24.

Table 7-23. PLL1 Stabilization, Lock, and Reset Times(1)

MIN

TYPE

MAX

UNIT

PLL1 Stabilization Time

100

μS

PLL Lock Time

2000P

PLL Reset Time

1000

(1)

P = CLKIN1 cycle time in ns.

118

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s) :TMS320C6474

SPRUG18 Datenblatt(PDF) 118 Page - Texas Instruments

SPRUG18 Datenblatt(HTML) 118 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL