Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

WM8948ECS/R Datenblatt(PDF) 70 Page - Wolfson Microelectronics plc

Teilenummer WM8948ECS/R
Bauteilbeschribung  Stereo Low-Power CODEC with Video Buffer and Touch Panel Controller
PDF  189 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8948ECS/R Datenblatt(HTML) 70 Page - Wolfson Microelectronics plc

Back Button WM8948ECS/R Datasheet HTML 66Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 67Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 68Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 69Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 70Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 71Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 72Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 73Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 74Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 189 page
background image
WM8948
Production Data
w
PD, May 2011, Rev 4.1
70
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R42 (2Ah)
Output ctrl
7
SPKR_DISCH
0
Discharges SPKOUTR output via
approx 4k resistor
0 = Not active
1 = Actively discharging SPKOUTR
6
SPKL_DISCH
0
Discharges SPKOUTL output via
approx 4k resistor
0 = Not active
1 = Actively discharging SPKOUTL
5
LINER_DISCH
0
Discharges LINEOUTR output via
approx 4k resistor
0 = Not active
1 = Actively discharging LINEOUTR
4
LINEL_DISCH
0
Discharges LINEOUTL output via
approx 4k resistor
0 = Not active
1 = Actively discharging LINEOUTL
Table 43 Output Discharge Control
DIGITAL AUDIO INTERFACE
The digital audio interface is used for inputting DAC data into the WM8948 and outputting ADC data
from it. It uses four pins:
ADCDAT: ADC data output
DACDAT: DAC data input
LRCLK: DAC and ADC data alignment clock
BCLK: Bit clock, for synchronisation
MASTER AND SLAVE MODE OPERATION
The digital audio interface can be configured as a Master or a Slave interface, using the MSTR
register bit. The two modes are illustrated in Figure 21 and Figure 22.
Figure 21 Master Mode
Figure 22 Slave Mode
In Master mode, LRCLK and BCLK are configured as outputs, and the WM8948 controls the timing
of the data transfer on the ADCDAT and DACDAT pins.
In Master mode, the LRCLK frequency is determined automatically according to the sample rate (see
“Clocking and Sample Rates”). The BCLK frequency is set by the BCLK_DIV register. BCLK_DIV
must be set to an appropriate value to ensure that there are sufficient BCLK cycles to transfer the
complete data words from the ADCs and to the DACs.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com