Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Preview PDF HTML

WM8948ECS/R Datenblatt(PDF) 87 Page - Wolfson Microelectronics plc

Teilenummer WM8948ECS/R
Bauteilbeschribung  Stereo Low-Power CODEC with Video Buffer and Touch Panel Controller
PDF  189 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8948ECS/R Datenblatt(HTML) 87 Page - Wolfson Microelectronics plc

Back Button WM8948ECS/R Datasheet HTML 83Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 84Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 85Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 86Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 87Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 88Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 89Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 90Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 91Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 87 / 189 page
background image
Production Data
WM8948
w
PD, May 2011, Rev 4.1
87
The video buffer control registers are described in Table 56.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R38 (26h)
Video Buffer
7
VB_ENA
0
Video buffer enable
0 = Disabled
1 = Enabled
6
VB_QBOOST
0
Video buffer filter Q-Boost control
0 = Disabled
1 = Enabled
5
VB_GAIN
0
Video buffer gain
0 = 0dB (=6dB unloaded)
1 = 6dB (=12dB unloaded)
4:3
VB_DISOFF
111
Video buffer DC offset control
000 = Reserved
001 = 40mV offset
010 = Reserved
011 = 20mV offset
100 = Reserved
101 = Reserved
110 = Reserved
111 = 0mV offset
Note - the specified offset applies to
the 0dB gain setting (VB_GAIN=0).
When 6dB gain is selected, the DC
offset is doubled.
1
VB_PD
0
Video buffer pull-down
0 = pull-down disabled
1 = pull-down enabled
0
VB_CLAMP
0
Enable the clamp between the
video input and ground
0 = no clamp
1 = Video buffer input is clamped to
ground
Table 56 Video Buffer Control
The video buffer circuit is illustrated in Figure 34.
Figure 34 Video Buffer Block Diagram
The video buffer requires two external resistor components, as illustrated in Figure 34. For best
performance, the resistor RSOURCE should be matched (equal) to the load impedance RLOAD.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com