Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

WM8948ECS/R Datenblatt(PDF) 72 Page - Wolfson Microelectronics plc

Teilenummer WM8948ECS/R
Bauteilbeschribung  Stereo Low-Power CODEC with Video Buffer and Touch Panel Controller
PDF  189 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8948ECS/R Datenblatt(HTML) 72 Page - Wolfson Microelectronics plc

Back Button WM8948ECS/R Datasheet HTML 68Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 69Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 70Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 71Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 72Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 73Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 74Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 75Page - Wolfson Microelectronics plc WM8948ECS/R Datasheet HTML 76Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 189 page
background image
WM8948
Production Data
w
PD, May 2011, Rev 4.1
72
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
5
BCLK_INV
0
BCLK Invert
0 = BCLK not inverted
1 = BCLK inverted
4
LRCLK_INV
0
LRCLK Polarity / DSP Mode A-B
select.
Right, left and I2S modes – LRCLK
polarity
0 = Not Inverted
1 = Inverted
DSP Mode – Mode A-B select
0 = MSB is available on 2nd BCLK
rising edge after LRCLK rising edge
(mode A)
1 = MSB is available on 1st BCLK
rising edge after LRCLK rising edge
(mode B)
3:2
WL [1:0]
10
Digital Audio Interface Word Length
00 = 16 bits
01 = 20 bits
10 = 24 bits
11 = 32 bits
Note - see “Companding” for the
selection of 8-bit mode.
1:0
FMT [1:0]
10
Digital Audio Interface Format
00 = Reserved
01 = Left Justified
10 = I2S format
11 = DSP/PCM mode
R21 (15h)
DAC Control 1
1
DACR_DATINV
0
Right DAC Invert
0 = Right DAC output not inverted
1 = Right DAC output inverted
0
DACL_DATINV
0
Left DAC Invert
0 = Left DAC output not inverted
1 = Left DAC output inverted
R25 (19h)
ADC Control 1
1
ADCR_DATINV
0
Right ADC Invert
0 = Right ADC output not inverted
1 = Right ADC output inverted
0
ADCL_DATINV
0
Left ADC Invert
0 = Left ADC output not inverted
1 = Left ADC output inverted
Table 45 Audio Data Format Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com