SPRUG18 datasheet(124/214 Pages) TI

124 / 214 page

TMS320C6474

SPRS552H

– OCTOBER 2008 – REVISED APRIL 2011

www.ti.com

7.8.3.5

PLL Controller Command Register

The PLL controller command register (PLLCMD) contains the command bit for GO operation. PLLCMD is

shown in Figure 7-15 and described in Table 7-29.

Reserved

R-0

Reserved

Rsvd

GOSET

R-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Figure 7-15. PLL Controller Command Register (PLLCMD) [Hex Address: 029A 0138]

Table 7-29. PLL Controller Command Register (PLLCMD) Field Descriptions

Bit

Field

Value

Description

31:2

Reserved

Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.

Reserved

Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.

GOSET

GO operation command for SYSCLK rate change and phase alignment. Before setting this bit to 1

to initiate a GO operation, check the GOSTAT bit in the PLLSTAT register to ensure all previous

GO operations have completed.

No effect. Write of 0 clears bit to 0.

Initiates GO operation. Write of 1 initiates GO operation. Once set, GOSET remains set but further

writes of 1 can initiate the GO operation.

124

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s) :TMS320C6474

SPRUG18 Datenblatt(PDF) 124 Page - Texas Instruments