| Datenblatt-Suchmaschine für elektronische Bauteile |
|
SPRUG18 Datenblatt(PDF) 126 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
SPRUG18 Datenblatt(HTML) 126 Page - Texas Instruments |
|
126 / 214 page ![]() TMS320C6474 SPRS552H – OCTOBER 2008 – REVISED APRIL 2011 www.ti.com 7.8.3.7 PLL Controller Clock Align Control Register The PLL controller clock align control register (ALNCTL) is shown in Figure 7-17 and described in Table 7-31. 31 16 Reserved R-0 15 14 13 12 11 10 9 0 Reserved Rsvd ALN13 Rsvd ALN11 Reserved R-0 R-1 R-1 R-1 R-1 R-1 LEGEND: R/W = Read/Write; R = Read only; -n = value after reset Figure 7-17. PLL Controller Clock Align Control Register (ALNCTL) [Hex Address: 029A 0140] Table 7-31. PLL Controller Clock Align Control Register (ALNCTL) Field Descriptions Bit Field Value Description 31:14 Reserved 0 Reserved. The reserved bit location is always read as 0. A value written to this field has no effect. 13 Reserved 1 Reserved. The reserved bit location is always read as 1. A value written to this field has no effect. 12 ALN13 SYSCLK13 alignment. Do not change the default values of these fields. 0 Do not align SYSCLK13 to other SYSCLKs during GO operation. If SYS13 in DCHANGE is set to 1, SYSCLK13 switches to the new ratio immediately after the GOSET bit in PLLCMD is set. 1 Align SYSCLK13 to other SYSCLKs selected in ALNCTL when the GOSET bit in PLLCMD is set. The SYSCLK13 ratio is set to the ratio programmed in the RATIO bit in PLLDIV13. 11 Reserved 1 Reserved. The reserved bit location is always read as 1. A value written to this field has no effect. 10 ALN11 SYSCLK11 alignment. Do not change the default values of these fields. 0 Do not align SYSCLK11 to other SYSCLKs during GO operation. If SYS11 in DCHANGE is set to 1, SYSCLK11 switches to the new ratio immediately after the GOSET bit in PLLCMD is set. 1 Align SYSCLK11 to other SYSCLKs selected in ALNCTL when the GOSET bit in PLLCMD is set. The SYSCLK11 ratio is set to the ratio programmed in the RATIO bit in PLLDIV11. 9:0 Reserved 1 Reserved. The reserved bit location is always read as 1. A value written to this field has no effect. 126 Peripheral Information and Electrical Specifications Copyright © 2008–2011, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s) :TMS320C6474 |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |