Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Preview PDF HTML

SPRUG18 Datenblatt(PDF) 129 Page - Texas Instruments

Teilenummer SPRUG18
Bauteilbeschribung  TMS320C6474 Multicore Digital Signal Processor
PDF  214 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

SPRUG18 Datenblatt(HTML) 129 Page - Texas Instruments

Back Button SPRUG18 Datasheet HTML 125Page - Texas Instruments SPRUG18 Datasheet HTML 126Page - Texas Instruments SPRUG18 Datasheet HTML 127Page - Texas Instruments SPRUG18 Datasheet HTML 128Page - Texas Instruments SPRUG18 Datasheet HTML 129Page - Texas Instruments SPRUG18 Datasheet HTML 130Page - Texas Instruments SPRUG18 Datasheet HTML 131Page - Texas Instruments SPRUG18 Datasheet HTML 132Page - Texas Instruments SPRUG18 Datasheet HTML 133Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 129 / 214 page
background image
2
1
3
4
4
CLKIN
TMS320C6474
www.ti.com
SPRS552H
– OCTOBER 2008 – REVISED APRIL 2011
7.8.4
PLL1 Controller Input and Output Electrical Data/Timing
Table 7-34. Timing Requirements for SYSCLK and ALTCORECLK(1)
(see Figure 7-20)
NO.
PARAMETERS
MIN
MAX
UNIT
AIF Used, CORECLKSEL=0
1
tc(SYSCLK)
Cycle time, SYSCLK(N|P)
16.276
16.276
ns
2
tw(SYSCLKH)
Pulse duration, SYSCLK(N|P) high
0.4C
ns
3
tw(SYSCLKL)
Pulse duration, SYSCLK(N|P) low
0.4C
ns
4
tt(SYSCLK)
Transition time, SYSCLK(N|P)
50
1300
ps
5
tj(SYSCLK)
Period Jitter (RMS), SYSCLK(N|P)
4
ps
AIF Used, CORECLKSEL=1
1
tc(SYSCLK)
Cycle time, SYSCLK(N|P)
6.51
16.276
ns
2
tw(SYSCLKH)
Pulse duration, SYSCLK(N|P) high
0.4C
ns
3
tw(SYSCLKL)
Pulse duration, SYSCLK(N|P) low
0.4C
ns
4
tt(SYSCLK)
Transition time, SYSCLK(N|P)
50
1300
ps
5
tj(SYSCLK)
Period Jitter (RMS), SYSCLK(N|P)
4
ps
CORECLKSEL=1
1
tc(ALTCORECLK)
Cycle time, ALTCORECLK(N|P)
16(2)
25.00
ns
2
tw(ALTCORECLK)
Pulse duration, ALTCORECLK(N|P) high
0.4C
ns
3
tw(ALTCORECLKL)
Pulse duration, ALTCORECLK(N|P) low
0.4C
ns
4
tt(ALTCORECLK)
Transition time, ALTCORECLK(N|P)
50
1300
ps
5
tj(ALTCORECLK)
Period Jitter (peak-to-peak), ALTCORECLK(N|P)
100
ps
SYSCLKOUT
1
tc(CKO)
Cycle time, SYSCLKOUT
10C
32C
ns
2
tw(CKOH)
Pulse duration, SYSCLKOUT high
4C - 0.7
32C + 0.7
ns
3
tw(CKOL)
Pulse duration, SYSCLKOUT low
4C - 0.7
32C + 0.7
ns
4
tt(CKO)
Transition time, SYSCLKOUT
1
ns
(1)
If CORECLKSEL = 0, C = 1/SYSCLK(NIP) frequency, in ns. If CORECLKSEL = 1, C = 1/ALTCORECLK frequency, in ns.
(2)
For the 850-MHz device, the minimum ALTCORECLK(N|P) must initially be 18.83 ns due to the boot ROM setting the default PLL1
multiplier to x16, resulting in SYSCLKOUT = 850 MHz.
Figure 7-20. CLKIN Timing
Copyright
© 2008–2011, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications
129
Submit Documentation Feedback
Product Folder Link(s) :TMS320C6474



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com