Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Preview PDF HTML

MCP3912 Datenblatt(PDF) 66 Page - Microchip Technology

Teilenummer MCP3912
Bauteilbeschribung  3V Four-Channel Analog Front End
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP3912 Datenblatt(HTML) 66 Page - Microchip Technology

Back Button MCP3912 Datasheet HTML 62Page - Microchip Technology MCP3912 Datasheet HTML 63Page - Microchip Technology MCP3912 Datasheet HTML 64Page - Microchip Technology MCP3912 Datasheet HTML 65Page - Microchip Technology MCP3912 Datasheet HTML 66Page - Microchip Technology MCP3912 Datasheet HTML 67Page - Microchip Technology MCP3912 Datasheet HTML 68Page - Microchip Technology MCP3912 Datasheet HTML 69Page - Microchip Technology MCP3912 Datasheet HTML 70Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 82 page
background image
MCP3912
DS20005348A-page 66
 2014 Microchip Technology Inc.
8.6
CONFIG0 Register –
Configuration Register 0
Name
Bits
Address
Cof.
CONFIG0
24
0x0D
R/W
REGISTER 8-6:
CONFIG0 REGISTER
R/W-0
R/W-0
R/W-1
R/W-1
R/W-1
R/W-0
R/W-0
R/W-0
EN_OFFCAL
EN_GAINCAL
DITHER<1>
DITHER<0>
BOOST<1>
BOOST<0>
PRE<1>
PRE<0>
bit 23
bit 16
R/W-0
R/W-1
R/W-1
U-0
U-0
U-0
U-0
U-0
OSR<2>
OSR<1>
OSR<0>
—
—
—
—
—
bit 15
bit 8
R/W-0
R/W-1
R/W-0
R/W-1
R/W-0
R/W-0
R/W-0
R/W-0
VREFCAL<7>
VREFCAL<6>
VREFCAL<5>
VREFCAL<4>
VREFCAL<3>
VREFCAL<2>
VREFCAL<1>
VREFCAL<0>
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 23
EN_OFFCAL:
Enables the 24-bit digital offset error calibration on all channels
1
= Enabled. This mode does not add any group delay to the ADC data.
0
= Disabled (DEFAULT)
bit 22
EN_GAINCAL:
Enables or disables the 24-bit digital gain error calibration on all channels
1
= Enabled. This mode adds a group delay on all channels of 24 DMCLK periods. All data ready
pulses are delayed by 24 DMCLK clock periods, compared to the mode with EN_GAINCAL = 0.
0
= Disabled (DEFAULT)
bit 21-20
DITHER<1:0>:
Control for dithering circuit for idle tone’s cancellation and improved THD on all channels
11
= Dithering ON, Strength = Maximum (DEFAULT)
10
= Dithering ON, Strength = Medium
01
= Dithering ON, Strength = Minimum
00
= Dithering turned OFF
bit 19-18
BOOST<1:0>:
Bias Current Selection for all ADCs (impacts achievable maximum sampling speed, see
Table 5-2)
11
= All channels have current x 2
10
= All channels have current x 1 (Default)
01
= All channels have current x 0.66
00
= All channels have current x 0.5
bit 17-16
PRE<1:0>
Analog Master Clock (AMCLK) Prescaler Value
11
= AMCLK = MCLK/8
10
= AMCLK = MCLK/4
01
= AMCLK = MCLK/2
00
= AMCLK = MCLK (Default)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com