CC1020-RTR1 datasheet(58/91 Pages) TI

58 / 91 page

CC1020

SWRS046

Page 58 of 92

Sensitivity [dBm]

Data rate

[kBaud]

Filter BW

[kHz]

433 MHz

Manchester mode

868 MHz

Manchester mode

2.4

9.6

-116

4.8

19.2

-113

-107

9.6

38.4

-103

-104

19.2

51.2

-102

-101

38.4

102.4

-95

-97

76.8

153.6

-92

-94

153.6

307.2

-81

-87

Table 27. Typical receiver sensitivity as a function of data rate at 433 and 868 MHz, OOK

modulation, BER = 10

−3, pseudo-random data (PN9 sequence)

19.

Crystal Oscillator

The recommended crystal frequency is

14.7456 MHz, but any crystal frequency in

the range 4 – 20 MHz can be used. Using

a crystal frequency different from 14.7456

MHz might in some applications give

degraded

performance.

Refer

Application

Note

AN022

Crystal

Frequency Selection for more details on

the use of other crystal frequencies than

14.7456 MHz. The crystal frequency is

used as reference for the data rate (as

well as other internal functions) and in the

4 – 20 MHz range the frequencies 4.9152,

7.3728,

9.8304,

12.2880,

14.7456,

17.2032, 19.6608 MHz will give accurate

data rates as shown in Table 17 and an IF

frequency of 307.2 kHz. The crystal

frequency will influence the programming

of the CLOCK_A, CLOCK_B and MODEM

registers.

An external clock signal or the internal

crystal oscillator can be used as main

frequency reference. An external clock

signal should be connected to XOSC_Q1,

while XOSC_Q2 should be left open. The

XOSC_BYPASS bit in the INTERFACE

external digital rail-to-rail clock signal is

used. No DC block should be used then. A

sine with smaller amplitude can also be

used. A DC blocking capacitor must then

be used (10 nF) and the XOSC_BYPASS

bit in the INTERFACE register should be

set to ‘0’. For input signal amplitude, see

section 4.5 on page 12.

Using the internal crystal oscillator, the

crystal must be connected between the

XOSC_Q1 and XOSC_Q2 pins. The

oscillator is designed for parallel mode

operation of the crystal. In addition,

loading capacitors (C4 and C5) for the

crystal are required. The loading capacitor

values

depend

the

total

load

capacitance, CL, specified for the crystal.

The total load capacitance seen between

the crystal terminals should equal CL for

the crystal to oscillate at the specified

frequency.

parasitic

The parasitic capacitance is constituted by

pin input capacitance and PCB stray

capacitance. Total parasitic capacitance is

typically 8 pF. A trimming capacitor may

be placed across C5 for initial tuning if

necessary.

The crystal oscillator circuit is shown in

Figure 33. Typical component values for

different values of CL are given in Table

28.

The

crystal

oscillator

amplitude

regulated. This means that a high current

is required to initiate the oscillations. When

the amplitude builds up, the current is

reduced to what is necessary to maintain

approximately 600 mVpp amplitude. This

ensures a fast start-up, keeps the drive

level to a minimum and makes the

oscillator insensitive to ESR variations. As

long

the

recommended

load

capacitance values are used, the ESR is

not critical.

CC1020-RTR1 Datenblatt(PDF) 58 Page - Texas Instruments

CC1020-RTR1 Datenblatt(HTML) 58 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datenblatt Download

Link URL