CC1020-RTR1 datasheet(23/91 Pages) TI

23 / 91 page

CC1020

SWRS046

Page 23 of 92

9.1.

4-wire Serial Configuration Interface

CC1020 is configured via a simple 4-wire

SPI-compatible

interface

(PDI,

PDO,

PCLK and PSEL) where

CC1020 is the

slave.

There

are

8-bit

configuration

registers, each addressed by a 7-bit

address. A Read/Write bit initiates a read

or write operation. A full configuration of

CC1020 requires sending 33 data frames of

16 bits each (7 address bits, R/W bit and 8

data bits). The time needed for a full

configuration depends on the PCLK

frequency. With a PCLK frequency of 10

MHz the full configuration is done in less

than 53

µs. Setting the device in power

down mode requires sending one frame

only and will in this case take less than 2

µs. All registers are also readable.

During each write-cycle, 16 bits are sent

the

PDI-line.

The

seven

most

significant bits of each data frame (A6:0)

are the address-bits. A6 is the MSB (Most

Significant Bit) of the address and is sent

as the first bit. The next bit is the R/W bit

(high for write, low for read). The 8 data-

bits are then transferred (D7:0). During

address and data transfer the PSEL

(Program SELect) must be kept low. See

Figure 7.

The timing for the programming is also

shown in Figure 7 with reference to Table

14. The clocking of the data on PDI is

done on the positive edge of PCLK. Data

should be set up on the negative edge of

PCLK by the microcontroller. When the

last bit, D0, of the 8 data-bits has been

loaded, the data word is loaded into the

internal configuration register.

The configuration data will be retained

during a programmed power down mode,

but not when the power supply is turned

off. The registers can be programmed in

any order.

The configuration registers can also be

read by the microcontroller via the same

configuration interface. The seven address

bits are sent first, then the R/W bit set low

to initiate the data read-back.

CC1020 then

returns the data from the addressed

and must be configured as an input by the

microcontroller. The PDO is set at the

negative edge of PCLK and should be

sampled at the positive edge. The read

operation is illustrated in Figure 8.

PSEL must be set high between each

read/write operation.

PCLK

PDI

PSEL

Address

Write mode

321

Data byte

CL,min

CH,min

PDO

Figure 7. Configuration registers write operation

CC1020-RTR1 Datenblatt(PDF) 23 Page - Texas Instruments

CC1020-RTR1 Datenblatt(HTML) 23 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datenblatt Download

Link URL