CC1020-RTR1 datasheet(90/91 Pages) TI

90 / 91 page

CC1020

SWRS046

Page 90 of 92

29.

General Information

Document Revision History

Revision

Date

Description/Changes

1.4

November 2003

New improved image calibration routine.

Changes to preamble length and synchronization word for improved packet

error rate.

Included plot of blocking/selectivity.

Included data on PA_EN and LNA_EN pin drive.

Changes to Digital FM.

Changes to some of the electrical specification parameters.

1.5

February 2004

Included data for intermodulation rejection

Changed “channel width” to “channel spacing”

Maximum power down current increased from 1 uA to 1.8 uA.

Update on preamble length and synchronization word for improved packet

error rate.

1.6

December 2004

The various sections have been reorganized to improve readability

Added chapter numbering

Reorganized electrical specification section

Electrical specifications updated

Changes to sensitivity figures

Changes to TX spurious emission and harmonics figures

Changes to ACP figure at 868 MHz operation

Changes to current consumption figures in RX and TX mode and crystal

oscillator, bias and synthesizer mode

Changes to noise figure

Updates to section on input / output matching

Updates to section on VCO and PLL self-calibration

Updates to section on VCO, charge pump and PLL loop filter

Updates to section on receiver channel filter bandwidth

Updates to section on RSSI

Updates to section on image rejection calibration

Updates to section on preamble length and sync word

Description of OOK modulation and demodulation merged into one section

New bill of materials for operation at 433 MHz and 868/915 MHz

Added recommended PCB footprint for package (QFN 32)

Added information that there should be no via at “pin #1 corner” (section 27.2)

Added list of abbreviations

Changes to ordering information

1.7

October 2005

RSSI dynamic range changed from 63 dB to 55 dB

Recommended CAL_ITERATE changed from 5 to 4

PLL timeout in “Automatic power-up sequencing flow chart” changed from

1024 filter clocks to 127 filter clocks

Calibration routine flow chart changed in accordance to CC1020 Errata Note

004

Added chapter on TX data latency

1.8

January 2006

Updates to Ordering Information and Address Information

Product Status Definitions

Data Sheet Identification

Product Status

Definition

Advance Information

Planned or Under

Development

This data sheet contains the design specifications for

product development. Specifications may change in

any manner without notice.

Preliminary

Engineering Samples

and First Production

This data sheet contains preliminary data, and

supplementary data will be published at a later date.

Chipcon reserves the right to make changes at any

time without notice in order to improve design and

supply the best possible product.

No Identification Noted

Full Production

This data sheet contains the final specifications.

Chipcon reserves the right to make changes at any

time without notice in order to improve design and

supply the best possible product.

Obsolete

Not In Production

This data sheet contains specifications on a product

that has been discontinued by Chipcon. The data

sheet is printed for reference information only.

CC1020-RTR1 Datenblatt(PDF) 90 Page - Texas Instruments

CC1020-RTR1 Datenblatt(HTML) 90 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datenblatt Download

Link URL