WM8948ECSSLASHR datasheet(101/189 Pages) WOLFSON

101 / 189 page

Production Data

WM8948

PD, May 2011, Rev 4.1

101

GPn_FN

DESCRIPTION

COMMENTS

1100

Reserved

1101

Reserved

1110

Reserved

1111

Reserved

Table 64 GPIO Function Select

INTERRUPTS

The Interrupt Controller has multiple inputs. These include the GPIO input pins, Temperature sensor,

Auxiliary ADC, Touch Panel and the LDO Regulator. Any combination of these inputs can be used to

trigger an Interrupt (IRQ) event.

There is an Interrupt Status field associated with each of the IRQ inputs. These are listed within the

System Interrupts Register (R16), as described in Table 65. The status of the IRQ inputs can be read

at any time from this register or else in response to the Interrupt (IRQ) output being signalled via a

GPIO pin.

Individual mask bits can select or deselect different functions from the Interrupt controller. These are

listed within the System Interrupts Mask Register (R19), as described in Table 65. Note that the

status fields remain valid, even when masked, but the masked bits will not cause the Interrupt (IRQ)

output to be asserted.

The Interrupt (IRQ) output represents the logical ‘OR’ of all the unmasked IRQ inputs. The bits within

the System Interrupts Register (R16) are latching fields and, once they are set, they are not reset

until the System Interrupts Register is read. Accordingly, the Interrupt (IRQ) output is not reset until

the System Interrupts Register has been read. Note that, if the condition that caused the IRQ input to

be asserted is still valid, then the Interrupt (IRQ) output will remain set even after the System

Interrupts Register has been read.

When GPIO input is used to trigger an Interrupt event, polarity can be set using the GPn_POL bits as

described in Table 63. This allows the IRQ event to be used to indicate a rising or a falling edge of

the external logic signal. If desired, the GPn_INT_MODE bits can be used to select an Interrupt event

on both the rising and falling edges.

The GPIO inputs to the Interrupt Controller are de-bounced to avoid false detections. The timeout

clock (TOCLK) is required for this function. When using GPIO inputs to the Interrupt Controller, the

TOCLK must be enabled by setting the TOCLK_ENA and OSC_CLK_ENA bits as described in

“Clocking and Sample Rates”.

The Interrupt (IRQ) output can be globally masked by setting the IM_IRQ register. The Interrupt is

masked by default.

The Interrupt (IRQ) output may be configured on any of the GPIO pins. See “General Purpose Input /

Output” for details of how to configure GPIO pins for Interrupt (IRQ) output.

The Interrupt control fields are defined in Table 65.

WM8948ECS/R Datenblatt(PDF) 101 Page - Wolfson Microelectronics plc

WM8948ECS/R Datenblatt(HTML) 101 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL