Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AD9640/PCB Datenblatt(PDF) 35 Page - Analog Devices

Teilenummer AD9640/PCB
Bauteilbeschribung  14-Bit, 80/105/125/150 MSPS, 1.8 V Dual Analog-to-Digital Converter
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9640/PCB Datenblatt(HTML) 35 Page - Analog Devices

Back Button AD9640/PCB Datasheet HTML 31Page - Analog Devices AD9640/PCB Datasheet HTML 32Page - Analog Devices AD9640/PCB Datasheet HTML 33Page - Analog Devices AD9640/PCB Datasheet HTML 34Page - Analog Devices AD9640/PCB Datasheet HTML 35Page - Analog Devices AD9640/PCB Datasheet HTML 36Page - Analog Devices AD9640/PCB Datasheet HTML 37Page - Analog Devices AD9640/PCB Datasheet HTML 38Page - Analog Devices AD9640/PCB Datasheet HTML 39Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 41 page
background image
Preliminary Technical Data
AD9640
Rev. PrD | Page 35 of 41
EXTERNAL MEMORY MAP
Table 6. Memory Map Register
Addr.
(Hex)
Parameter
Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
(Hex)
Default
Notes/
Comments
Chip Configuration Registers
00
SPI Port
Configuration
(global)
0
LSB first
Soft reset
1
1
Soft reset
LSB first
0
0x18
The nibbles
should be
mirrored so
that LSB- or
MSB-first
mode register
correctly
regardless of
shift mode.
01
Chip ID
(global)
8-bit Chip ID Bits 7:0
(AD9640 = 0x11), (default)
0x0F
Read
Only
Default is
unique chip
ID, different
for each
device. This is
a read-only
register.
02
Chip Grade
(global)
X
X
Speed Grade ID 4:3
00 = 80 MSPS
01 = 105 MSPS
10 = 125 MSPS
11 = 150 MSPS
X
X
X
X
Read
only
Speed Grade
ID used to
differentiate
devices.
Channel Index and Transfer Registers
05
Channel Index
X
X
X
X
X
X
Data
Channel B
(default)
Data
Channel A
(default)
0x03
Bits are set to
determine
which device
on chip
receives the
next write
command.
Applies to
local registers
FF
Device Update
X
X
X
X
X
X
X
Transfer
0x00
Synchronousl
transfers data
from the
master shift
register to the
slave.
ADC Functions
08
Power modes
X
X
External
Power
Down Pin
Function
(global)
0 = pdwn
1 = stndby
X
X
Internal power-down
mode
(local)
00—normal operation
01—full power-down
10—standby
11—normal operation
0x00
Determines
various
generic
modes of chip
operation.
09
Global clock
(global)
X
X
X
X
X
X
X
Duty cycle
stabilize
(default)
0x01
0B
Clock divide
(global)
X
X
X
X
X
Clock Divide Ratio
000 = divide by 1
001 = divide by 2
010 = divide by 3
011 = divide by 4
100 = divide by 5
101 = divide by 6
110 = divide by 7
111 = divide by 8
0x00
Clock divide
values other
than 000
automatically
causes the
Duty Cycle
Stabilization
to become
active



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com