WM8994ECSSLASHR datasheet(50/363 Pages) CIRRUS

50 / 363 page

WM8994

Rev 4.6

INPUT PGA VOLUME CONTROL

Each of the four Input PGAs has an independently controlled gain range of -16.5dB to +30dB in 1.5dB

steps. The gains on the inverting and non-inverting inputs to the PGAs are always equal. Each Input

PGA can be independently muted using the PGA mute bits as described in Table 4, with maximum

mute attenuation achieved by simultaneously disconnecting the corresponding inputs described in

Table 3.

Note that, under default conditions (following power-up or software reset), the PGA mute register bits

are set to ‘1’, but the mute functions will only become effective after the respective bit has been

toggled to ‘0’ and then back to ‘1’. The Input PGAs will be un-muted (Mute disabled) after power-up or

software reset, regardless of the readback value of the respective PGA mute bits.

To prevent "zipper noise", a zero-cross function is provided on the input PGAs. When this feature is

enabled, volume updates will not take place until a zero-crossing is detected. In the case of a long

period without zero-crossings, a timeout function is provided. When the zero-cross function is

enabled, the volume will update after the timeout period if no earlier zero-cross has occurred. The

timeout clock is enabled using TOCLK_ENA, the timeout period is set by TOCLK_DIV

. See “Clocking

and Sample Rates

” for more information on these fields.

The IN1_VU and IN2_VU bits control the loading of the input PGA volume data. When IN1_VU and

IN2_VU are set to 0, the PGA volume data will be loaded into the respective control register, but will

not actually change the gain setting. The IN1L and IN1R volume settings are both updated when a 1

is written to IN1_VU; the IN2L and IN2R volume settings are both updated when a 1 is written to

IN2_VU. This makes it possible to update the gain of the left and right signal paths simultaneously.

The Input PGA Volume Control register fields are described in Table 4 and Table 5.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R24 (0018h)

Left Line Input

1&2 Volume

IN1_VU

N/A

Input PGA Volume Update

Writing a 1 to this bit will cause IN1L and

IN1R input PGA volumes to be updated

simultaneously

IN1L_MUTE

IN1L PGA Mute

0 = Disable Mute

1 = Enable Mute

IN1L_ZC

IN1L PGA Zero Cross Detector

0 = Change gain immediately

1 = Change gain on zero cross only

4:0

IN1L_VOL

[4:0]

01011

(0dB)

IN1L Volume

-16.5dB to +30dB in 1.5dB steps

(See Table 5 for volume range)

R25 (0019h)

Left Line Input

3&4 Volume

IN2_VU

N/A

Input PGA Volume Update

Writing a 1 to this bit will cause IN2L and

IN2R input PGA volumes to be updated

simultaneously

IN2L_MUTE

IN2L PGA Mute

0 = Disable Mute

1 = Enable Mute

IN2L_ZC

IN2L PGA Zero Cross Detector

0 = Change gain immediately

1 = Change gain on zero cross only

4:0

IN2L_VOL

[4:0]

01011

(0dB)

IN2L Volume

-16.5dB to +30dB in 1.5dB steps

(See Table 5 for volume range)

WM8994ECS/R Datenblatt(PDF) 50 Page - Cirrus Logic

WM8994ECS/R Datenblatt(HTML) 50 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL