| Datenblatt-Suchmaschine für elektronische Bauteile |
|
WM8994ECS/R Datenblatt(PDF) 74 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8994ECS/R Datenblatt(HTML) 74 Page - Cirrus Logic |
|
74 / 363 page ![]() WM8994 74 Rev 4.6 [DRC]_KNEE_IP (Y0) 0dB [DRC ]_HI _CO MP [D RC ]_L O_ CO MP DRC Input Amplitude (dB) DRC Output Amplitude (dB) [DRC]_KNEE_OP Knee1 Knee2 [DRC]_KNEE2_IP [DRC]_KNEE2_OP Figure 24 DRC Response Characteristic The slope of the DRC response is determined by register fields [DRC]_HI_COMP and [DRC]_LO_COMP. A slope of 1 indicates constant gain in this region. A slope less than 1 represents compression (i.e. a change in input amplitude produces only a smaller change in output amplitude). A slope of 0 indicates that the target output amplitude is the same across a range of input amplitudes; this is infinite compression. When the noise gate is enabled, the DRC response in this region is determined by the [DRC]_NG_EXP register. A slope of 1 indicates constant gain in this region. A slope greater than 1 represents expansion (ie. a change in input amplitude produces a larger change in output amplitude). When the DRC_KNEE2_OP knee is enabled (“Knee2” in Figure 24), this introduces the vertical line in the response pattern illustrated, resulting in infinitely steep attenuation at this point in the response. The DRC parameters are listed in Table 23. REF PARAMETER DESCRIPTION 1 [DRC]_KNEE_IP Input level at Knee1 (dB) 2 [DRC]_KNEE_OP Output level at Knee2 (dB) 3 [DRC]_HI_COMP Compression ratio above Knee1 4 [DRC]_LO_COMP Compression ratio below Knee1 5 [DRC]_KNEE2_IP Input level at Knee2 (dB) 6 [DRC]_NG_EXP Expansion ratio below Knee2 7 [DRC]_KNEE2_OP Output level at Knee2 (dB) Table 23 DRC Response Parameters The noise gate is enabled when the [DRC]_NG_ENA register is set. When the noise gate is not enabled, parameters 5, 6, 7 above are ignored, and the [DRC]_LO_COMP slope applies to all input signal levels below Knee1. The DRC_KNEE2_OP knee is enabled when the [DRC]_KNEE2_OP_ENA register is set. When this bit is not set, then parameter 7 above is ignored, and the Knee2 position always coincides with the low end of the [DRC]_LO_COMP region. |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |