WM8994ECSSLASHR datasheet(125/363 Pages) CIRRUS

125 / 363 page

WM8994

Rev 4.6

125

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

5:0

MIXOUTR_VOL [5:0]

39h

(0dB)

MIXOUTRVOL (Right Mixer Output

PGA) Volume

-57dB to +6dB in 1dB steps

00_0000 = -57dB

00_0001 = -56dB

… (1dB steps)

11_1111 = +6dB

(See Table 65 for output PGA

volume control range)

Table 62 Mixer Output PGA (MIXOUTLVOL, MIXOUTRVOL) Control

The headphone output PGA is configurable between two input sources. The default input to each

headphone output PGA is the respective output mixer (MIXOUTL or MIXOUTR). A direct path from

the DAC1L or DAC1R can be selected using the DAC1L_TO_HPOUT1L and DAC1R_TO_HPOUT1R

using the output mixers; this offers reduced power consumption by allowing the output mixers to be

disabled in this typical usage case.

The headphone output PGA controls are shown in Table 63. The HPOUT1_VU bits control the loading

of the headphone PGA volume data. When HPOUT1_VU is set to 0, the volume control data will be

loaded into the respective control register, but will not actually change the gain setting. The

headphone PGA volume settings are both updated when a 1 is written to either HPOUT1_VU bit. This

makes it possible to update the gain of both output paths simultaneously.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R28 (001Ch)

Left Output

Volume

HPOUT1_VU

N/A

Headphone Output PGA Volume

Update

Writing a 1 to this bit will update

HPOUT1LVOL and HPOUT1RVOL

volumes simultaneously.

HPOUT1L_ZC

HPOUT1LVOL (Left Headphone

Output PGA) Zero Cross Enable

0 = Zero cross disabled

1 = Zero cross enabled

HPOUT1L_MUTE_N

HPOUT1LVOL (Left Headphone

Output PGA) Mute

0 = Mute

1 = Un-mute

5:0

HPOUT1L_VOL [5:0]

2Dh

(-12dB)

HPOUT1LVOL (Left Headphone

Output PGA) Volume

-57dB to +6dB in 1dB steps

00_0000 = -57dB

00_0001 = -56dB

… (1dB steps)

11_1111 = +6dB

(See Table 65 for output PGA

volume control range)

R45 (002Dh)

Output Mixer

(1)

DAC1L_TO_HPOUT1

HPOUT1LVOL (Left Headphone

Output PGA) Input Select

0 = MIXOUTL

1 = DAC1L

WM8994ECS/R Datenblatt(PDF) 125 Page - Cirrus Logic

WM8994ECS/R Datenblatt(HTML) 125 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL