Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

ST7285C Datenblatt(PDF) 56 Page - STMicroelectronics

Teilenummer ST7285C
Bauteilbeschribung  8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7285C Datenblatt(HTML) 56 Page - STMicroelectronics

Back Button ST7285C Datasheet HTML 52Page - STMicroelectronics ST7285C Datasheet HTML 53Page - STMicroelectronics ST7285C Datasheet HTML 54Page - STMicroelectronics ST7285C Datasheet HTML 55Page - STMicroelectronics ST7285C Datasheet HTML 56Page - STMicroelectronics ST7285C Datasheet HTML 57Page - STMicroelectronics ST7285C Datasheet HTML 58Page - STMicroelectronics ST7285C Datasheet HTML 59Page - STMicroelectronics ST7285C Datasheet HTML 60Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 117 page
background image
56/117
ST7285C
I
2C BUS INTERFACE (Cont’d)
4.5.4
EPROM/ROM
I C
COMPATIBILITY
APPLICATION NOTE
In order to insure full compatibility between the
EPROM and the ROM versions of the ST7285 mi-
crocontroller, certain timing conditions have to be
respected when using the I
2C interface.
Otherwise the I
2C interface of the ST72E85 can:
– Detect an unexpected START or STOP condi-
tion with BUS ERROR detection
– Generate unexpected BTF flag settings
Unexpected START or STOP condition detec-
tion
In the ST72E85 device, due to the synchronisation
between
the
I
2C peripheral and the f
CPU
(4.332MHz), an unexpected START or STOP con-
dition can be detected in Slave mode. This gener-
ates an unexpected Bus Error and sets the BERR
bit in the SR2 register.
To avoid this effect, the following I C timing has to
be respected:
–tsuDAT >1/fCPU ~ 230,84ns
–thdDAT >1/fCPU ~ 230,84ns
In the ROM version of the ST7285, the I2C periph-
eral and FCPU are asynchronous, so no unexpect-
ed START or STOP condition can be detected.
Unexpected BTF flag setting after a STOP con-
dition
Due to the reason described in the previous para-
graph, the BTF flag can be set unexpectedly in the
I
2C interface of the ST72E85 after a STOP condi-
tion is detected in Slave mode.
To recover from this condition, reset and subse-
quently set the PE bit in the CR register when the
STOPF and BTF flags are set at the same time af-
ter a STOP condition detection.
The I
2C interface is not subject to this effect in the
ROM version of the ST7285.
Figure 31. I C Timing Diagram
SDA
SCL
tsuDAT
thdDAT
DATA bit
START bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com