Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

WM8994ECS/R Datenblatt(PDF) 106 Page - Cirrus Logic

Teilenummer WM8994ECS/R
Bauteilbeschribung  Multi-channel Audio Hub CODEC for Smartphones
PDF  363 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8994ECS/R Datenblatt(HTML) 106 Page - Cirrus Logic

Back Button WM8994ECS/R Datasheet HTML 102Page - Cirrus Logic WM8994ECS/R Datasheet HTML 103Page - Cirrus Logic WM8994ECS/R Datasheet HTML 104Page - Cirrus Logic WM8994ECS/R Datasheet HTML 105Page - Cirrus Logic WM8994ECS/R Datasheet HTML 106Page - Cirrus Logic WM8994ECS/R Datasheet HTML 107Page - Cirrus Logic WM8994ECS/R Datasheet HTML 108Page - Cirrus Logic WM8994ECS/R Datasheet HTML 109Page - Cirrus Logic WM8994ECS/R Datasheet HTML 110Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 363 page
background image
WM8994
106
Rev 4.6
SAMPLE
RATE (kHz)
SYSCLK RATE (AIFnCLK / fs ratio)
128
192
256
384
512
768
1024
1536
8
11.025
Note 1
12
Note 1
16
Note 1
Note 1
22.05
Note 1
Note 1
24
Note 1
Note 1
32
Note 1
Note 1
44.1
Note 1
Note 1
48
Note 1
Note 1
88.2
Note 1
96
Note 1
When DAC_OSR128=0, DAC operation is only supported for the configurations indicated above
Table 48 DAC Clocking - DAC_OSR128 = 0 (Default)
SAMPLE
RATE (kHz)
SYSCLK RATE (AIFnCLK / fs ratio)
128
192
256
384
512
768
1024
1536
8
11.025
12
16
22.05
Note 1
24
Note 1
32
Note 1
Note 1
44.1
Note 1
Note 1
48
Note 1
Note 1
88.2
Note 1
96
Note 1
When DAC_OSR128=1, DAC operation is only supported for the configurations indicated above
Table 49 DAC Clocking - DAC_OSR128 = 1
Note 1 - These clocking rates are only supported
for ‘simple’ DAC-only playback modes, under the
following conditions:
AIF input is enabled on a single interface (AIF1 or AIF2) only, or is enabled on AIF1 and
AIF2 simultaneously provided AIF1 and AIF2 are synchronised (ie. AIF1CLK_SRC =
AIF2CLK_SRC)
All AIF output paths are disabled
All DSP functions (ReTune Mobile Parametric Equaliser, 3D stereo expansion and Dynamic
Range Control) are disabled
The clocking requirements in Table 48 and Table 49 are only applicable to the AIFnCLK that is
selected as the SYSCLK source. Note that both clocks (AIF1CLK and AIF2CLK) must satisfy the
requirements noted in the “Clocking and Sample Rates” section.
The applicable clocks (SYSCLK, and AIF1CLK or AIF2CLK) must be present and enabled when using
the Digital to Analogue Converters (DACs).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com