WM8994ECSSLASHR datasheet(155/363 Pages) CIRRUS

155 / 363 page

WM8994

Rev 4.6

155

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R1864

(0748h)

IRQ

Debounce

MIC2_SHRT

_DB

MICBIAS2 Short Circuit de-bounce

0 = Disabled

1 = Enabled

MIC2_DET_

MICBIAS2 Current Detect de-bounce

0 = Disabled

1 = Enabled

MIC1_SHRT

_DB

MICBIAS1 Short Circuit de-bounce

0 = Disabled

1 = Enabled

MIC1_DET_

MICBIAS1 Current Detect de-bounce

0 = Disabled

1 = Enabled

Table 83 MICBIAS Enable and GPIO/Interrupt Control

FREQUENCY LOCKED LOOP (FLL) LOCK STATUS OUTPUT

The WM8994 maintains a flag indicating the lock status of each of FLLs, which may be used to control

other events if required. See “Clocking and Sample Rates” for more details of the FLL.

The FLL Lock signals may be output directly on any GPIO pin by setting the respective GPIO registers

as described in “GPIO Control”.

The FLL Lock signals are inputs to the Interrupt control circuit. An interrupt event is triggered on the

rising and falling edges of the FLL Lock signals. The associated interrupt bits are latched once set;

they

can be polled at any time or used to control the IRQ signal. See “Interrupts” for more details of

the Interrupt event handling.

SAMPLE RATE CONVERTER (SRC) LOCK STATUS OUTPUT

The WM8994 maintains a flag indicating the lock status of each of Sample Rate Converters, which

may be used to control other events if required. See “Sample Rate Conversion” for more details of the

Sample Rate Converters.

The SRC Lock signals may be output directly on any GPIO pin by setting the respective GPIO

registers as described in “GPIO Control”.

The SRC Lock signals are inputs to the Interrupt control circuit, after the selectable de-bounce. An

interrupt event is triggered on the rising and falling edges of the SRC Lock signals. The associated

interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal.

See “Interrupts” for more details of the Interrupt event handling.

DYNAMIC RANGE CONTROL (DRC) SIGNAL ACTIVITY DETECTION

Signal activity detection is provided on each of the Dynamic Range Controllers (DRCs). These may be

configured to indicate when a signal is present on the respective signal path. The signal activity status

signals may be used to control other events if required. See “Digital Core Architecture” for more

details of the DRCs and the available digital signal paths.

When a DRC is enabled, as described in “Dynamic Range Control (DRC)”, then signal activity

detection can be enabled by setting the respective [DRC]_SIG_DET register bit. The applicable

threshold can be defined either as a Peak level (Crest Factor) or an RMS level, depending on the

[DRC]_SIG_DET_MODE register bit. When Peak level is selected, the threshold is determined by

[DRC]_SIG_DET_PK, which defines the applicable Crest Factor (Peak to RMS ratio) threshold. If

RMS level is selected, then the threshold is set using [DRC]_SIG_DET_RMS. These register fields

are set independently for each of the three Dynamic Range Controllers, as described in Table 84.

The DRC Signal Detect signals may be output directly on any GPIO pin by setting the respective

GPIO registers as described

in “GPIO Control”.

WM8994ECS/R Datenblatt(PDF) 155 Page - Cirrus Logic

WM8994ECS/R Datenblatt(HTML) 155 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL