MSP432P411VIPZ datasheet(16/212 Pages) TI1

16 / 212 page

MSP432P4111, MSP432P4011, MSP432P411Y

MSP432P401Y, MSP432P411V, MSP432P401V

SLASEA0A – DECEMBER 2017 – REVISED FEBRUARY 2018

www.ti.com

Submit Documentation Feedback

Product Folder Links: MSP432P4111 MSP432P4011 MSP432P411Y MSP432P401Y MSP432P411V MSP432P401V

Terminal Configuration and Functions

(1)

(RD) indicates the reset default signal name for that pin.

(2)

To determine the pin mux encodings for each pin, see Section 6.12.

(3)

Signal Types: I = Input, O = Output, I/O = Input or Output, P = power

(4)

Buffer Types: See Section 4.6 for details

(5)

The power source shown in this table is the I/O power source, which may differ from the module power source.

(6)

Reset States:

OFF = High-impedance with Schmitt trigger and pullup or pulldown (if available) disabled

PD = High-impedance input with pulldown enabled

PU = High-impedance input with pullup enabled

N/A = Not applicable

Table 4-2 describes the attributes of the pins for the MSP432P401xI devices.

Table 4-2. Pin Attributes for MSP432P401xI

PIN NO.

(RGC

PACKAGE)

SIGNAL NAME (1) (2)

SIGNAL TYPE (3)

BUFFER TYPE (4)

POWER SOURCE

(5)

RESET STATE

AFTER POR (6)

P1.0 (RD)

I/O

LVCMOS

DVCC

OFF

UCA0STE

I/O

LVCMOS

DVCC

N/A

P1.1 (RD)

I/O

LVCMOS

DVCC

OFF

UCA0CLK

I/O

LVCMOS

DVCC

N/A

P1.2 (RD)

I/O

LVCMOS

DVCC

OFF

UCA0RXD

LVCMOS

DVCC

N/A

UCA0SOMI

I/O

LVCMOS

DVCC

N/A

P1.3 (RD)

I/O

LVCMOS

DVCC

OFF

UCA0TXD

LVCMOS

DVCC

N/A

UCA0SIMO

I/O

LVCMOS

DVCC

N/A

P1.4 (RD)

I/O

LVCMOS

DVCC

OFF

UCB0STE

I/O

LVCMOS

DVCC

N/A

P1.5 (RD)

I/O

LVCMOS

DVCC

OFF

UCB0CLK

I/O

LVCMOS

DVCC

N/A

P1.6 (RD)

I/O

LVCMOS

DVCC

OFF

UCB0SIMO

I/O

LVCMOS

DVCC

N/A

UCB0SDA

I/O

LVCMOS

DVCC

N/A

P1.7 (RD)

I/O

LVCMOS

DVCC

OFF

UCB0SOMI

I/O

LVCMOS

DVCC

N/A

UCB0SCL

I/O

LVCMOS

DVCC

N/A

VCORE

–

Power

DVCC

N/A

DVCC1

–

Power

N/A

VSW

–

Power

N/A

DVSS1

–

Power

N/A

P2.0 (RD)

I/O

LVCMOS

DVCC

OFF

PM_UCA1STE

I/O

LVCMOS

DVCC

N/A

P2.1 (RD)

I/O

LVCMOS

DVCC

OFF

PM_UCA1CLK

I/O

LVCMOS

DVCC

N/A

P2.2 (RD)

I/O

LVCMOS

DVCC

OFF

PM_UCA1RXD

LVCMOS

DVCC

N/A

PM_UCA1SOMI

I/O

LVCMOS

DVCC

N/A

P2.3 (RD)

I/O

LVCMOS

DVCC

OFF

PM_UCA1TXD

LVCMOS

DVCC

N/A

PM_UCA1SIMO

I/O

LVCMOS

DVCC

N/A

MSP432P411VIPZ Datenblatt(PDF) 16 Page - Texas Instruments

MSP432P411VIPZ Datenblatt(HTML) 16 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL