Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

MSP432P411VIPZ Datenblatt(PDF) 35 Page - Texas Instruments

Teilenummer MSP432P411VIPZ
Bauteilbeschribung  SimpleLink Mixed-Signal Microcontrollers
PDF  212 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

MSP432P411VIPZ Datenblatt(HTML) 35 Page - Texas Instruments

Back Button MSP432P411VIPZ Datasheet HTML 31Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 32Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 33Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 34Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 35Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 36Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 37Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 38Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 39Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 212 page
background image
35
MSP432P4111, MSP432P4011, MSP432P411Y
MSP432P401Y, MSP432P411V, MSP432P401V
www.ti.com
SLASEA0A – DECEMBER 2017 – REVISED FEBRUARY 2018
Submit Documentation Feedback
Product Folder Links: MSP432P4111 MSP432P4011 MSP432P411Y MSP432P401Y MSP432P411V MSP432P401V
Specifications
Copyright © 2017–2018, Texas Instruments Incorporated
(1)
Device held in reset through RSTn/NMI pin.
(2)
Current measured into VCC.
(3)
All other input pins tied to 0 V or VCC. Outputs do not source or sync any current.
5.9
Current Consumption During Device Reset
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
(1) (2) (3)
PARAMETER
VCC
MIN
TYP
MAX
UNIT
IRESET
Current during device reset
2.2 V
690
µA
3.0 V
760
1000
(1)
MCLK sourced by DCO.
(2)
Current measured into VCC.
(3)
All other input pins tied to 0 V or VCC. Outputs do not source or sync any current.
(4)
All SRAM banks are active.
(5)
All peripherals are inactive.
(6)
Device executing the Dhrystone 2.1 program. Code execution from flash, stack, and data in SRAM.
(7)
Flash configured to minimum wait states required to support operation at given frequency and core voltage level.
(8)
Flash instruction and data buffers are enabled (BUFI = BUFD = 1).
(9)
Device executing the Dhrystone 2.1 program. Code execution from SRAM, stack and data in SRAM.
5.10 Current Consumption in LDO-Based Active Modes – Dhrystone 2.1 Program
over recommended operating free-air temperature (unless otherwise noted)
(1) (2) (3) (4) (5)
PARAMETER
EXECUTION
MEMORY
VCC
MCLK = 1 MHz
MCLK = 8 MHz
MCLK =
16 MHz
MCLK =
24 MHz
MCLK =
32 MHz
MCLK =
40 MHz
MCLK =
48 MHz
UNIT
TYP
MAX
TYP
MAX
TYP
MAX
TYP
MAX
TYP
MAX
TYP
MAX
TYP
MAX
IAM_LDO_VCORE0,Flash
(6) (7) (8)
Flash
3.0 V
700
950
2000
2400
3200
3600
4000
4500
µA
IAM_LDO_VCORE1,Flash
(6) (7) (8)
Flash
3.0 V
720
1050
2150
2600
3520
4000
5000
5600
5700
6300
7000
7600
7300
8200
µA
IAM_LDO_VCORE0,SRAM
(9)
SRAM
3.0 V
640
900
1600
2000
2675
3100
3750
4250
µA
IAM_LDO_VCORE1,SRAM
(9)
SRAM
3.0 V
650
1000
1625
2100
2725
3200
3825
4350
5000
5550
6100
6800
7200
7900
µA
(1)
MCLK sourced by DCO.
(2)
Current measured into VCC.
(3)
All other input pins tied to 0 V or VCC. Outputs do not source or sync any current.
(4)
All SRAM banks are active.
(5)
All peripherals are inactive.
(6)
Device executing the Dhrystone 2.1 program. Code execution from flash. Stack and data in SRAM.
(7)
Flash configured to minimum wait states required to support operation at given frequency and core voltage level.
(8)
Flash instruction and data buffers are enabled (BUFI = BUFD = 1).
(9)
Device executing the Dhrystone 2.1 program. Code execution from SRAM. Stack and data in SRAM.
5.11 Current Consumption in DC/DC-Based Active Modes – Dhrystone 2.1 Program
over recommended operating free-air temperature (unless otherwise noted)
(1) (2) (3) (4) (5)
PARAMETER
EXECUTION
MEMORY
VCC
MCLK = 1 MHz
MCLK = 8 MHz
MCLK =
16 MHz
MCLK =
24 MHz
MCLK =
32 MHz
MCLK =
40 MHz
MCLK =
48 MHz
UNIT
TYP
MAX
TYP
MAX
TYP
MAX
TYP
MAX
TYP
MAX
TYP
MAX
TYP
MAX
IAM_DCDC_VCORE0,Flash
(6) (7) (8)
Flash
3.0 V
580
800
1280
1750
1970
2300
2390
2900
µA
IAM_DCDC_VCORE1,Flash
(6) (7) (8)
Flash
3.0 V
620
900
1490
1850
2325
2750
3250
3800
3650
4250
4450
5100
4650
5300
µA
IAM_DCDC_VCORE0,SRAM
(9)
SRAM
3.0 V
550
750
1040
1400
1600
2000
2170
2650
µA
IAM_DCDC_VCORE1,SRAM
(9)
SRAM
3.0 V
580
850
1150
1550
1790
2200
2440
2900
3100
3650
3770
4400
4400
5100
µA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com