Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

MSP432P411VIPZ Datenblatt(PDF) 92 Page - Texas Instruments

Teilenummer MSP432P411VIPZ
Bauteilbeschribung  SimpleLink Mixed-Signal Microcontrollers
PDF  212 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

MSP432P411VIPZ Datenblatt(HTML) 92 Page - Texas Instruments

Back Button MSP432P411VIPZ Datasheet HTML 88Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 89Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 90Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 91Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 92Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 93Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 94Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 95Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 96Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 212 page
background image
SDA
SCL
t
HD,DAT
t
SU,DAT
t
HD,STA
t
HIGH
t
LOW
t
BUF
t
HD,STA
t
SU,STA
t
SP
t
SU,STO
92
MSP432P4111, MSP432P4011, MSP432P411Y
MSP432P401Y, MSP432P411V, MSP432P401V
SLASEA0A – DECEMBER 2017 – REVISED FEBRUARY 2018
www.ti.com
Submit Documentation Feedback
Product Folder Links: MSP432P4111 MSP432P4011 MSP432P411Y MSP432P401Y MSP432P411V MSP432P401V
Specifications
Copyright © 2017–2018, Texas Instruments Incorporated
Table 5-44 lists the supported clock frequencies of the eUSCI in I2C mode.
Table 5-44. eUSCI (I2C Mode) Clock Frequency
PARAMETER
TEST CONDITIONS
VCORE
VCC
MIN
MAX
UNIT
feUSCI
eUSCI input clock frequency
Internal: SMCLK,
External: UCLK,
Duty cycle = 50% ±10%
1.2 V
12
MHz
1.4 V
24
fSCL
SCL clock frequency
1
MHz
Table 5-45 lists the characteristics of the eUSCI in I2C mode.
Table 5-45. eUSCI (I2C Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-73)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tHD,STA
Hold time (repeated) START
fSCL = 100 kHz
5.5
µs
fSCL = 400 kHz
1.5
fSCL = 1 MHz
0.6
tSU,STA
Setup time for a repeated START
fSCL = 100 kHz
5.5
µs
fSCL = 400 kHz
1.5
fSCL = 1 MHz
0.6
tHD,DAT
Data hold time
fSCL = 100 kHz
80
ns
fSCL = 400 kHz
80
fSCL = 1 MHz
80
tSU,DAT
Data setup time
fSCL = 100 kHz
5.5
µs
fSCL = 400 kHz
1.5
fSCL = 1 MHz
0.6
tSU,STO
Setup time for STOP
fSCL = 100 kHz
5.5
µs
fSCL = 400 kHz
1.5
fSCL = 1 MHz
0.6
tSP
Pulse duration of spikes suppressed by input filter
UCGLITx = 0
50
120
ns
UCGLITx = 1
25
60
UCGLITx = 2
10
35
UCGLITx = 3
5
20
tTIMEOUT
Clock low time-out
UCCLTOx = 1
27
ms
UCCLTOx = 2
30
UCCLTOx = 3
33
Figure 5-73. I2C Mode Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com