MSP432P411VIPZ datasheet(26/212 Pages) TI1

26 / 212 page

MSP432P4111, MSP432P4011, MSP432P411Y

MSP432P401Y, MSP432P411V, MSP432P401V

SLASEA0A – DECEMBER 2017 – REVISED FEBRUARY 2018

www.ti.com

Submit Documentation Feedback

Product Folder Links: MSP432P4111 MSP432P4011 MSP432P411Y MSP432P401Y MSP432P411V MSP432P401V

Terminal Configuration and Functions

Table 4-3. Signal Descriptions (continued)

FUNCTION

SIGNAL NAME

SIGNAL NO. (1)

SIGNAL

TYPE (2)

DESCRIPTION

RGC

GPIO Port 10

P10.0

100

N/A

I/O

General-purpose digital I/O

P10.1

N/A

I/O

General-purpose digital I/O

P10.2

N/A

I/O

General-purpose digital I/O

P10.3

N/A

I/O

General-purpose digital I/O

P10.4

N/A

I/O

General-purpose digital I/O

P10.5

N/A

I/O

General-purpose digital I/O

GPIO Port J

PJ.0

I/O

General-purpose digital I/O

PJ.1

I/O

General-purpose digital I/O

PJ.2

I/O

General-purpose digital I/O

PJ.3

I/O

General-purpose digital I/O

PJ.4

I/O

General-purpose digital I/O

PJ.5

I/O

General-purpose digital I/O

I2C

UCB0SCL

I/O

I2C clock in eUSCI_B0 I2C mode

UCB0SDA

I/O

I2C data in eUSCI_B0 I2C mode

UCB1SCL

N/A

I/O

I2C clock in eUSCI_B1 I2C mode

UCB1SDA

N/A

I/O

I2C data in eUSCI_B1 I2C mode

UCB3SCL

N/A

I/O

I2C clock in eUSCI_B3 I2C mode

UCB3SCL

I/O

I2C clock in eUSCI_B3 I2C mode

UCB3SDA

N/A

I/O

I2C data in eUSCI_B3 I2C mode

UCB3SDA

I/O

I2C data in eUSCI_B3 I2C mode

Port Mapper

PM_C0OUT

Default mapping: Comparator_E0 output

PM_C1OUT

Default mapping: Comparator_E1 output

PM_DMAE0

Default mapping: DMA external trigger input

PM_SMCLK

Default mapping: SMCLK clock output

PM_TA0.0

I/O

Default mapping: TA0 CCR0 capture: CCI0A input,

compare: Out0

PM_TA0.1

N/A

I/O

Default mapping: TA0 CCR1 capture: CCI1A input,

compare: Out1

PM_TA0.2

N/A

I/O

Default mapping: TA0 CCR2 capture: CCI2A input,

compare: Out2

PM_TA0.3

N/A

I/O

Default mapping: TA0 CCR3 capture: CCI3A input,

compare: Out3

PM_TA0.4

N/A

I/O

Default mapping: TA0 CCR4 capture: CCI4A input,

compare: Out4

PM_TA0CLK

Default mapping: TA0 input clock

PM_TA1.2

N/A

I/O

Default mapping: TA1 CCR2 capture: CCI2A input,

compare: Out2

PM_TA1.3

N/A

I/O

Default mapping: TA1 CCR3 capture: CCI3A input,

compare: Out3

PM_TA1.4

N/A

I/O

Default mapping: TA1 CCR4 capture: CCI4A input,

compare: Out4

PM_TA1CLK

Default mapping: TA1 input clock

MSP432P411VIPZ Datenblatt(PDF) 26 Page - Texas Instruments

MSP432P411VIPZ Datenblatt(HTML) 26 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL