MSP432P411VIPZ datasheet(27/212 Pages) TI1

27 / 212 page

MSP432P4111, MSP432P4011, MSP432P411Y

MSP432P401Y, MSP432P411V, MSP432P401V

www.ti.com

SLASEA0A – DECEMBER 2017 – REVISED FEBRUARY 2018

Submit Documentation Feedback

Product Folder Links: MSP432P4111 MSP432P4011 MSP432P411Y MSP432P401Y MSP432P411V MSP432P401V

Terminal Configuration and Functions

Table 4-3. Signal Descriptions (continued)

FUNCTION

SIGNAL NAME

SIGNAL NO. (1)

SIGNAL

TYPE (2)

DESCRIPTION

RGC

(5)

VCORE is for internal use only. Do not use for external current loading. Connect VCORE to only the recommended capacitor value,

CVCORE.

Port Mapper

(continued)

PM_UCA1CLK

I/O

Default mapping: Clock signal input in eUSCI_A1 SPI

slave mode

Clock signal output in eUSCI_A1 SPI master mode

PM_UCA1RXD

Default mapping: Receive data in eUSCI_A1 UART mode

PM_UCA1SIMO

I/O

Default mapping: Slave in, master out for eUSCI_A1 SPI

mode

PM_UCA1SOMI

I/O

Default mapping: Slave out, master in for eUSCI_A1 SPI

mode

PM_UCA1STE

I/O

Default mapping: Slave transmit enable for eUSCI_A1 SPI

mode

PM_UCA1TXD

Default mapping: Transmit data for eUSCI_A1 UART mode

PM_UCA2CLK

I/O

Default mapping: Clock signal input for eUSCI_A2 SPI

slave mode

Clock signal output for eUSCI_A2 SPI master mode

PM_UCA2RXD

Default mapping: Receive data for eUSCI_A2 UART mode

PM_UCA2SIMO

I/O

Default mapping: Slave in, master out for eUSCI_A2 SPI

mode

PM_UCA2SOMI

I/O

Default mapping: Slave out, master in for eUSCI_A2 SPI

mode

PM_UCA2STE

I/O

Default mapping: Slave transmit enable for eUSCI_A2 SPI

mode

PM_UCA2TXD

Default mapping: Transmit data for eUSCI_A2 UART mode

PM_UCB2CLK

I/O

Default mapping: Clock signal input for eUSCI_B2 SPI

slave mode

Clock signal output for eUSCI_B2 SPI master mode

PM_UCB2SCL

Default mapping: I2C clock for eUSCI_B2 I2C mode

PM_UCB2SDA

I/O

Default mapping: I2C data for eUSCI_B2 I2C mode

PM_UCB2SIMO

I/O

Default mapping: Slave in, master out for eUSCI_B2 SPI

mode

PM_UCB2SOMI

I/O

Default mapping: Slave out, master in for eUSCI_B2 SPI

mode

PM_UCB2STE

I/O

Default mapping: Slave transmit enable for eUSCI_B2 SPI

mode

Power

AVCC1

–

Analog power supply

AVCC2

–

Analog power supply

AVSS1

–

Analog ground supply

AVSS2

–

Analog ground supply

AVSS3

–

Analog ground supply

DVCC1

–

Digital power supply

DVCC2

–

Digital power supply

DVSS1

–

Digital ground supply

DVSS2

–

Digital ground supply

DVSS3

–

Must be connected to ground

VCORE (5)

–

Regulated core power supply (internal use only, no

external current loading)

VSW

–

DC/DC converter switching output

RTC

RTCCLK

RTC_C clock calibration output

MSP432P411VIPZ Datenblatt(PDF) 27 Page - Texas Instruments

MSP432P411VIPZ Datenblatt(HTML) 27 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL