28HS01GTAM03 datasheet(36/138 Pages) INFINEON

36 / 138 page

Datasheet

36 of 138

002-18216 Rev. *W

2022-01-18

256Mb/512Mb/1Gb SEMPER™ Flash

Octal interface, 1.8V/3.0V

Features

4.3

Interface CRC

Interface CRC performs a hardware accelerated CRC calculation on the communication between a host and the

device, ensuring the integrity of information transferred. A CRC is an error-detecting code commonly used in

devices to detect accidental changes to raw data. Interface CRC protection is a configuration option (ICEV[0] -

ITCRCE).

The Interface CRC method in HL-T/HS-T family devices relies entirely on the host to verify the CRC check-value

and take appropriate actions. The device calculates the CRC check-value which the host reads using the Read

Interface CRC transaction (RDCRC_4_0). The check-value calculated includes all transaction contents while CS#

is LOW, namely command, address and data. This CRC checksum can be generated across either a single trans-

action or a set of transactions. The only limitation is that the data size over which the slave is calculating the CRC

checksum must be less than 232 bits.

The host must also calculate the CRC check-value over the same transaction sequence. When ready, the host can

read the device's calculated CRC check-value and compare it with its own. If there is a mismatch, the host can

choose to repeat the complete transaction sequence.

Figure 38

CRC calculation overview

Notes

• At the end of the CRC read transaction, the device resets the CRC check-value and reinitializes the CRC

polynomial.

- CRC32 Polynomial: X32 + X28 + X27 + X26 + X25 + X23 + X22 + X20 + X19 + X18 + X14 + X13 + X11 + X10 + X9 + X8 + X6 + 1

• The CRC polynomial between the host and the device must be identical.

• Interface CRC is supported with Octal DDR protocol only.

• The Interface CRC check-value will reset to 0xFFFFFFFFh under the following conditions:

-POR

-Hardware Reset

-Software Reset

- CS# Signaling Reset

- A read of the Interface CRC check-value

• Exit from Deep Power Down

CS#

Command

(16 Bits)

Address

(32 Bits)

Read Data

(n Bits)

Command

(16 Bits)

Address

(32 Bits)

Write Data

(n Bits)

DQ[7:0]

Read Transaction

Program Transaction

CRC32 - Equation

CRC Read

Every 32-bits of data is shifted into

CRC32 and the Checksum is updated

CS#

Command

(16 Bits)

Address

(32 Bits)

Read Data

(n Bits)

Command

(16 Bits)

Address

(32 Bits)

Write Data

(n Bits)

DQ[7:0]

Read Transaction

Program Transaction

CRC32 - Equation

CRC Read

Every 32-bits of data is shifted into

CRC32 and the Checksum is updated

28HS01GTAM03 Datenblatt(PDF) 36 Page - Infineon Technologies AG

28HS01GTAM03 Datenblatt(HTML) 36 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL