Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

FS26 Datenblatt(PDF) 35 Page - NXP Semiconductors

Teilenummer FS26
Bauteilbeschribung  Safety system basis chip with low power for ASIL D/ASIL B
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS26 Datenblatt(HTML) 35 Page - NXP Semiconductors

Back Button FS26 Datasheet HTML 31Page - NXP Semiconductors FS26 Datasheet HTML 32Page - NXP Semiconductors FS26 Datasheet HTML 33Page - NXP Semiconductors FS26 Datasheet HTML 34Page - NXP Semiconductors FS26 Datasheet HTML 35Page - NXP Semiconductors FS26 Datasheet HTML 36Page - NXP Semiconductors FS26 Datasheet HTML 37Page - NXP Semiconductors FS26 Datasheet HTML 38Page - NXP Semiconductors FS26 Datasheet HTML 39Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 156 page
background image
NXP Semiconductors
FS26
Safety system basis chip with low power for ASIL D/ASIL B
aaa-045457
VBAT
0 V
VBOS
VDIG
VPRE
SLOT_0
SLOT_1
SLOT_2
SLOT_3
SLOT_4
SLOT_5
SLOT_6
RSTB
TSLOT
TSLOT
TSLOT
TSLOT
TSLOT
TSLOT
ABIST (max 300 s)
VSUP>VSUP_UVH
VBOS_UVH
VDIG>1.45 V
VPRE>0.97xVPRE_OTP
TSLOT
Figure 18. Power-up example with direct battery supply
To reduce the power-up timing, SLOT_BYP_OTP[2:0] setting is provided to bypass the unused slots. Devices
slots jumps from the slot SLOT_BYP_OTP[2:0] to normal mode, bypassing SLOT_X to SLOT_6.
Once the power-up sequence is completed, the Main state machine is in normal mode, which is the application
running mode with all the regulators ON.
15.4.2 System power-down sequence
During a power-down event, the device uses the same slot bits to turn off the voltage regulators, in reverse
order from the power-up sequence.
If a slot bypass configuration is enabled, the device will start the power-down sequence from the selected slot in
the OTP configuration.
When powering down to the standby mode, VPRE remains enabled. LDO1 and LDO2 can be programmed to
also remain enabled during the standby mode. GPIO1 and GPIO2 can also remain in the same state that they
were in, in normal mode. All other regulators are disabled as defined by the slot bits.
When powering down into the LPOFF mode, all voltage regulators are disabled as described in the power-down
sequence. Once the voltage regulators in the sequencer are disabled, the VPRE will start powering off, followed
by the VBST if it is used as the front-end supply.
If VBST is used in back-end mode, the regulator will be turned off in the first power-down slot.
FS26_SDS
All information provided in this document is subject to legal disclaimers.
© 2025 NXP B.V. All rights reserved.
Product short data sheet
Rev. 6.0 — 12 December 2025
Document feedback
35 / 156



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com