Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Preview PDF HTML

FS26 Datenblatt(PDF) 82 Page - NXP Semiconductors

Teilenummer FS26
Bauteilbeschribung  Safety system basis chip with low power for ASIL D/ASIL B
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS26 Datenblatt(HTML) 82 Page - NXP Semiconductors

Back Button FS26 Datasheet HTML 78Page - NXP Semiconductors FS26 Datasheet HTML 79Page - NXP Semiconductors FS26 Datasheet HTML 80Page - NXP Semiconductors FS26 Datasheet HTML 81Page - NXP Semiconductors FS26 Datasheet HTML 82Page - NXP Semiconductors FS26 Datasheet HTML 83Page - NXP Semiconductors FS26 Datasheet HTML 84Page - NXP Semiconductors FS26 Datasheet HTML 85Page - NXP Semiconductors FS26 Datasheet HTML 86Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 156 page
background image
NXP Semiconductors
FS26
Safety system basis chip with low power for ASIL D/ASIL B
Bit
Bit Group Name
Description
Value
Settings
3h
VREF
0h
Slot 0
1h
Slot 1
2h
Slot 2
3h
Slot 3
4h
Slot 4
5h
Slot 5
6h
Slot 6
2 to 0
TRK2_SLOT_OTP[2:0]
TRK2 power-up slot
7h
Slot 7 / OFF
Table 91. OTP_TRK2_CFG register bit description...continued
Go to main OTP configuration map
17.2.24 OTP_VREF_CFG
Bit
Bit Group Name
Description
Value
Settings
0h
1.2 V
1h
1.8 V
2h
3.3 V
5 to 4
VLDO_REF_OTP[1:0]
Internal LDO reference
3h
5.0 V
0h
3.3 V
3
VREF_OTP
VREF voltage
1h
5.0 V
0h
Slot 0
1h
Slot 1
2h
Slot 2
3h
Slot 3
4h
Slot 4
5h
Slot 5
6h
Slot 6
2 to 0
VREF_SLOT_OTP[2:0]
VREF power-up slot
7h
Slot 7 / OFF
Table 92. OTP_VREF_CFG register bit description
Go to main OTP configuration map
17.2.25 OTP_GPIO1_CFG
Bit
Bit Group Name
Description
Value
Settings
0h
Pull-down enabled in TSD
7
GPIO1TSD_PD_OTP
GPIO1 TSD pull-down
RPD_GPIOx
1h
Pull-down disabled in TSD
0h
Pull-down disabled
6
GPIO1PD_OTP
GPIO1 pull-down
RPD_GPIOx
1h
Pull-down enabled
0h
Pull-up disabled
5
GPIO1PU_OTP
GPIO1 pull-up
RPU_GPIOx
1h
Pull-up enabled
0h
Input configuration
1h
Low-side driver
2h
High-side driver
4 to 3
GPIO1STAGE_OTP[1:0]
GPIO1 configuration
3h
Push-pull driver
Table 93. OTP_GPIO1_CFG register bit description
FS26_SDS
All information provided in this document is subject to legal disclaimers.
© 2025 NXP B.V. All rights reserved.
Product short data sheet
Rev. 6.0 — 12 December 2025
Document feedback
82 / 156



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com