Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Preview PDF HTML

FS26 Datenblatt(PDF) 59 Page - NXP Semiconductors

Teilenummer FS26
Bauteilbeschribung  Safety system basis chip with low power for ASIL D/ASIL B
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS26 Datenblatt(HTML) 59 Page - NXP Semiconductors

Back Button FS26 Datasheet HTML 55Page - NXP Semiconductors FS26 Datasheet HTML 56Page - NXP Semiconductors FS26 Datasheet HTML 57Page - NXP Semiconductors FS26 Datasheet HTML 58Page - NXP Semiconductors FS26 Datasheet HTML 59Page - NXP Semiconductors FS26 Datasheet HTML 60Page - NXP Semiconductors FS26 Datasheet HTML 61Page - NXP Semiconductors FS26 Datasheet HTML 62Page - NXP Semiconductors FS26 Datasheet HTML 63Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 156 page
background image
NXP Semiconductors
FS26
Safety system basis chip with low power for ASIL D/ASIL B
Bit
Symbol
Description
0h  High level on WAKE1 will wake up the part
1h  Low level on WAKE1 will wake up the part
Reset on power-on reset (POR_M)
CSB Transition wake-up enabled
0h  Disabled
1h  Enabled
5
CSBWUEN
Reset on power-on reset (POR_M)
Long Duration Timer wake-up enabled
0h  Disabled
1h  Enabled
4
LDTWUEN
Reset on power-on reset (POR_M)
GPIO2 wake-up enabled
0h  Disabled
1h  Enabled
3
GPIO2WUEN
Reset on power-on reset (POR_M)
GPIO1 wake-up enabled
0h  Disabled
1h  Enabled
2
GPIO1WUEN
Reset on power-on reset (POR_M)
WAKE2 wake-up enabled
0h  Disabled
h  Enabled
1
WK2WUEN
Reset on power-on reset (POR_M)
WAKE1 wake-up enabled
0h  Disabled
1h  Enabled
0
WK1WUEN
Reset on power-on reset (POR_M)
Table 49. M_WIO_CFG register bit description (default value in bold)...continued
16.2.18 M_REG_CTRL1
Bit
15
14
13
12
11
10
9
8
Write
0
0
GPIO2LP_ON
GPIO1LP_ON
0
0
GPIO2HI
GPIO1HI
Read
RESERVED
RESERVED
GPIO2LP_ON
GPIO1LP_ON
RESERVED
RESERVED
RESERVED
RESERVED
Reset
0
0
0
0
0
0
0
0
Table 50. M_REG_CTRL1 register bit allocation
Bit
7
6
5
4
3
2
1
0
Write
VREFEN
VBSTEN
0
TRK2EN
TRK1EN
COREEN
LDO2EN
LDO1EN
Read
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
Reset
0
0
0
0
0
0
0
0
Go to main register map
FS26_SDS
All information provided in this document is subject to legal disclaimers.
© 2025 NXP B.V. All rights reserved.
Product short data sheet
Rev. 6.0 — 12 December 2025
Document feedback
59 / 156



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com