| Datenblatt-Suchmaschine für elektronische Bauteile |
|
28HS01GTAM03 Datenblatt(PDF) 102 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
28HS01GTAM03 Datenblatt(HTML) 102 Page - Infineon Technologies AG |
|
102 / 138 page ![]() Advanced sector protection RDDYB_4_0 Read Dynamic Protection Bit transaction reads the contents of the DYB Access Register. - E0 (CMD) E0 (CMD) ADDR [31:24] ADDR [23:16] ADDR [15:8] ADDR [7:0] -- - - - - - - Figure 27/ Figure 29 166 / 200 4 WRDYB_4_1 Write Dynamic Protection Bit transaction writes to the DYB Access Register WRENB_ 0_0 E1 (CMD) E1 (CMD) ADDR [31:24] ADDR [23:16] ADDR [15:8] ADDR [7:0] Input Data [7:0] -- - - - - - Figure 24/ Figure 26 RDPPB_4_0 Read Persistent Protection Bit transaction reads the contents of the PPB Access Register - E2 (CMD) E2 (CMD) ADDR [31:24] ADDR [23:16] ADDR [15:8] ADDR [7:0] -- - - - - - - Figure 27/ Figure 29 PRPPB_4_0 Program Persistent Protection Bit transaction programs / writes the PPB Register to enable the sector protection. WRENB_ 0_0 E3 (CMD) E3 (CMD) ADDR [31:24] ADDR [23:16] ADDR [15:8] ADDR [7:0] -- - - - - - - Figure 20/ Figure 21 ERPPB_0_0 Erase Persistent Protection Bit transaction sets all persistent protection bits to 1. WRENB_ 0_0 E4 (CMD) E4 (CMD) -- - - - - - - - - - - Figure 18/ Figure 19 N/A WRPLB_0_0 Write PPB Protection Lock Bit transaction clears the PPB Lock to 0 WRENB_ 0_0 2C (CMD) 2C (CMD) -- - - - - - - - - - - RDPLB_4_0 Read Password Protection Mode Lock Bit transaction shifts out the 8-bit PPB Lock Register contents with MSb first. - 2D (CMD) 2D (CMD) 00 (ADDR) 00 (ADDR) 00 (ADDR) 00 (ADDR) -- - - - - - - Figure 27/ Figure 29 4 PWDUL_4_1 Password Unlock transaction sends the 64-bit password to flash device. If the supplied password does not match the hidden password in the Password Register, the device is locked and only a hardware reset or POR will return the device to standby state, ready for new transactions such as a retry of the PWDUL_0_1. If the password does match, the PPB Lock bit is set to 1. - E9 (CMD) E9 (CMD) 00 (ADDR) 00 (ADDR) 00 (ADDR) 00 (ADDR) Passw ord [7:0] Passw ord [15:8] Passw ord [23:16] Passw ord [31:24] Passw ord [39:32] Passw ord [47:40] Passwo rd [55:48] Passwo rd [63:56] Figure 24/ Figure 25 N/A Table 78 Octal (8S-8S-8S, 8D-8D-8D) transaction table (Continued) Note 32. In case of Octal DDR protocol. |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |