28HS01GTAM03 datasheet(125/138 Pages) INFINEON

125 / 138 page

Datasheet

125 of 138

002-18216 Rev. *W

2022-01-18

256Mb/512Mb/1Gb SEMPER™ Flash

Octal interface, 1.8V/3.0V

Device identification

1ACh

Status, Control and

Configuration Register

Map DWORD-17

71h

Bits 7:0 = Command used for write access = 71h

1ADh

65h

Bits 15:8 = Command used for read access = 65h

1AEh

06h

Address of register where Octal Mode Enable nonvolatile bit is located = 06h (Config-

uration Reg - 5 nonvolatile)

1AFh

90h

Bit 31 = Octal Mode Enable nonvolatile bit supported = 1b

Bits 30 = Octal Mode Enable nonvolatile bit polarity: Positive (Octal Mode Enable bit

= 1 indicates Octal mode is enabled) = 0b

Bit 29 = No OTP Bit = 0b

Bits 28 = Bit is set/cleared by commands using address = 1b

Bit 27 = Not supported = 0b

Bits 26:24 = Bit location of Octal Mode enable bit in register = bit [0] = 000b

1B0h

Status, Control and

Configuration Register

Map DWORD-18

00h

Not Supported

1B1h

00h

1B2h

00h

1B3h

00h

1B4h

Status, Control and

Configuration Register

Map DWORD-19

00h

Not Supported

1B5h

00h

1B6h

00h

1B7h

00h

1B8h

Status, Control and

Configuration Register

Map DWORD-20

71h

Bits 7:0 = Command used for write access = 71h

1B9h

65h

Bits 15:8 = Command used for read access = 65h

1BAh

06h

Address of register where STR Octal Mode Enable bit is located = 800006h (Configu-

ration Reg - 5 Volatile)

1BBh

D1h

Bit 31 = STR Octal Mode Enable volatile bit supported = 1b

Bits 30 = STR Octal Mode Enable volatile bit polarity: Inverted (STR Octal Mode Enable

= 0 indicates STR Octal Mode is enabled) = 1b

Bit 29 = Reserved = 0b

Bits 28 = Bit is set/cleared by commands using address = 1b

Bit 27 = Not supported = 0b

Bits 26:24 = Bit location of STR Octal Mode Enable bit in register = bit [1] = 001b

1BCh

Status, Control and

Configuration Register

Map DWORD-21

71h

Bits 7:0 = Command used for write access = 71h

1BDh

65h

Bits 15:8 = Command used for read access = 65h

1BEh

06h

Address of register where STR Octal Mode Enable bit is located = 06h (Configuration

Reg - 5 Nonvolatile)

1BFh

D1h

Bit 31 = STR Octal Mode Enable nonvolatile bit supported = 1b

Bits 30 = STR Octal Mode Enable nonvolatile bit polarity: Inverted (STR Octal Mode

Enable = 0 indicates STR Octal Mode is enabled) = 1b

Bit 29 = No OTP Bit = 0b

Bits 28 = Bit is set/cleared by commands using address = 1b

Bit 27 = Not supported = 0b

Bits 26:24 = Bit location of STR Octal Mode Enable nonvolatile bit in register = bit [1]

= 001b

1C0h

Status, Control and

Configuration Register

Map DWORD-22

71h

Bits 7:0 = Command used for write access = 71h

1C1h

65h

Bits 15:8 = Command used for read access = 65h

1C2h

06h

Address of register where DTR Octal Mode Enable volatile bit is located = 800006h

(Configuration Reg - 5 Volatile)

1C3h

91h

Bit 31 = DTR Octal Mode Enable volatile bit supported = 1b

Bits 30 = DTR Octal Mode Enable volatile bit polarity positive (DSTR Octal Mode

Enable = 1 indicates DTR Octal Mode is enabled) = 0b

Bit 29 = Reserved = 0b

Bits 28 = Bit is set/cleared by commands using address = 1b

Bit 27 = Not supported = 0b

Bits 26:24 = Bit location of DTR Octal Mode Enable volatile bit in register = bit [1] = 001b

Table 87

JEDEC SFDP Rev D parameter table (Continued)

SFDP byte address

SFDP DWORD name

Data

Description

28HS01GTAM03 Datenblatt(PDF) 125 Page - Infineon Technologies AG

28HS01GTAM03 Datenblatt(HTML) 125 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL